


V

Fig. 1






Fig. 3





Fig. 4









Fig. 6



*Fig.* 7





sync & packet type

Fig. 9A




Fig. 9C




Fig. 12




Fig. 16




Fig. 17

No Packet or Transaction Ordering




Fig. 19C




Fig. 15




Fig. 18





Fig. 14



ig. 13




Fig. 9B




Fig. 10





Fig. 11



-




Fig. 194




Fig. 19B





Fig. 21A






Fig. 21C




Fig. 22




Fig. 23




Fig. 24





Fig. 25






Fig. 27




Fig. 28





Fig. 29






Fig. 31

Output Queue 3202	Data	110			1101	
	Valid Port	3			3	• • •
	Valid	1	0	0	1	
	,					
3201	Data		101	1110		
Input Queue	R/W Address	1000	4000	1000	2000	
	R/W	R	M	M	R	• • •
	Port	3	4	3	3	

Fig. 32




Fig. 33




Fig. 34





Fig. 35






Fig. 37A




Fig. 37B




Fig. 38A





Fig. 38B

innucze nenecze



4010 4020 Serial storage channel (N+1)-bit 4013 N-bit data RX\_DAT[N-1:0] 4011 D[0:N] 3N-bit data annussos nens NULL insert/remover 3x over-sample Phase selector  $V_{N-1}, V_{N}$ 2 bit control DET\_NULL DET\_ERR 3N phase clocks 4012 Local clock 4000 PLL




Fig. 4




Fig. 42A




Fig. 42B




Fig. 42C




Fig. 43





Fig. 44






Fig. 46




Fig. 47B




Fig. 48B




Fig. 49B